explainx.ai0k
TrendingAI News TodayPathwaysSkills
Pricing
explainx.ai

Upskill in AI — 16 free pathways, live workshops & bootcamps, and 50+ courses from practitioners. Plus the skills, tools, and MCP servers to practice on.

follow us

follow on google

Add explainx.ai as a preferred source

corporate training

support@explainx.ai

get started

Find your pathTake Free Evaluation

community

Join the community

learn

mind: share how you thinkpathways — start freeworkshopsbootcampscoursescompare Explainxcertificationsmock testsexplainx universitycorporate traininglearn skills & mcp

discover

skillsmcp serversexplainx mcpestacktoolsmdx readeragentsllmsdesignsdictionarypeopleagi trackerfelony benchranks

company

aboutvisionmissionteaminstructorsteach on explainxpartnershipscommunityhackathonscareers

content

daily AI newsstate of AI — live resultsblogreleasespromptsgeneratorsresource libraryfor LLMsexplainx.ai kids

solutions

all solutionsdeveloper upskillingmarketing upskillingproduct manager upskillingleadership upskilling

newsletter · weekly

Get AI news, tools, and insights in your inbox.

supportcontactprivacytermsdata rightshow we create contentsubmission guidelines

© 2026 AISOLO Technologies Pvt Ltd

explainx.ai

On this page

  • Claimed versus verified
  • What NVHBM is and why the base die matters
  • What the reporting actually says, company by company
  • A short history of the HBM base die
  • Why a common base die would matter if it were true
  • What it means for supply and prices
  • What this means for people who build with AI
  • How to check this yourself
  • Bottom line
  • Related reading
← Back to blog

explainx / blog

Samsung and TSMC on Nvidia HBM: What Is Claimed and What Is Verified

AI Hardware, Nvidia, Memory, Semiconductors

Part of AI Chips and Infrastructure

Posts say Nvidia requires TSMC 3nm base dies for NVHBM and Samsung has joined TSMC in a first. Here is what reports confirm and what none of the companies has said.

Oct 18, 2026·8 min read·Yash Thakker
add explainx.ai
go deep
Samsung and TSMC on Nvidia HBM: What Is Claimed and What Is Verified

On October 18, 2026, posts began circulating that Nvidia has mandated TSMC's 3nm process for the base dies of its custom NVHBM memory, and that Samsung has partnered with TSMC for the first time to supply it. The claim is that all three HBM makers, Samsung, SK hynix and Micron, would use the same TSMC base die, letting Nvidia shift orders between them.

Short answer: the direction is supported by reporting, but the specifics are not. We found reports that Micron, Samsung and SK hynix are all moving toward TSMC-made base dies. We did not find any statement from Nvidia, Samsung or TSMC confirming a 3nm mandate or a signed Samsung-TSMC deal.

Claimed versus verified

table · 3 cols
Claim in the postsWhat we foundStatus
Nvidia has "mandated" TSMC 3nm base dies for NVHBMNo Nvidia statement found. TrendForce reports only that Nvidia's NVHBM moves the memory controller into the base dieUnverified
Samsung, SK hynix and Micron all affectedReports say all three are working with TSMC or an external foundry for base dies, with different nodes and timingPartly supported
Samsung partnered with TSMC, a first for rivalsZDNet (via TrendForce) says Samsung is dual-tracking between Samsung Foundry and TSMC by customer need; no signed deal foundUnverified
Samsung is testing its own 2nm as a fallbackReported by earlier press that Samsung is considering its own 2nm for base dies, with a line still about two years from openingReported, not confirmed
HBM4E targets 16 Gbps, 12-high 48 GB stack, about 3.6 TB/sSpecs circulate in posts; we did not verify them against a company documentUnverified
NVHBM gives up to 30% more bandwidth and 15% lower power than standard HBM4ENvidia's own figure, as relayed by TrendForce; no independent testVendor claim

What NVHBM is and why the base die matters

High-bandwidth memory stacks several DRAM dies on top of a base die, a logic chip that talks to the GPU. In conventional HBM the base die is mostly an interface. Nvidia's NVHBM, announced in August according to TrendForce, moves the memory controller into the base die. That frees area on the GPU for compute and makes the base die more important and more customized.

That is why the choice of foundry matters. A bigger base-die role means a more advanced logic process, and the leading logic foundry is TSMC. Our earlier coverage of Samsung's HBM4 yield was about the DRAM side; this story is about the logic side beneath it.

What the reporting actually says, company by company

TrendForce's October 9 summary pulls together several outlets. Attribution matters, because none of these are company filings:

  • Micron. Per The Elec, Micron's NVHBM (co-designed with Nvidia) and its JEDEC-standard HBM4E will use externally manufactured base dies, with TSMC expected to take that role. A Micron executive was quoted saying the HBM4E base die is on a foundry process. Micron's COO Manish Bhatia said NVHBM should carry higher prices and margins than standard HBM. The 3nm node, as one search summary noted, comes from The Elec rather than a Micron document.
  • Samsung. Per ZDNet, Samsung is pursuing a dual-track model for custom HBM such as NVHBM: its core dies could pair with base dies from Samsung Foundry or from TSMC, depending on customer needs. For TSMC-made base dies, Samsung's memory business would handle design and optimization support. That is a flexible plan, not a confirmed contract.
  • SK hynix. Per EDAILY, it already uses TSMC's 12nm process for its HBM4 base die, with TSMC's 3nm prioritized for HBM4E and future custom products. Per Newsis, it showed a custom HBM concept at GTC earlier this year. Reports on its node choices conflict in places: another Korean outlet said 12nm would serve mainstream server parts with 3nm for premium designs.
  • TSMC. Emerging as the common base-die partner across the three, per the same summary. TSMC itself previously described custom HBM4E base dies on its N3P process, according to a TrendForce report from December 2025.

So the "all three on a TSMC 3nm base die" picture is plausible for the premium, custom tier, but the sources disagree on node and timing, and no one has called it a mandate.

A short history of the HBM base die

Early HBM generations used a base die made on the memory maker's own DRAM-style process, because its job was simple: route signals between the stack and the processor. As bandwidth demands grew, that changed. HBM4 moves toward a logic-process base die, which is why SK hynix turned to TSMC's 12nm process for it, per EDAILY. Custom HBM goes a step further by putting customer-specific logic, and in NVHBM's case the memory controller, into the same die.

This is the structural reason the foundry question suddenly matters to memory vendors who never needed leading-edge logic before. Samsung is unusual because it owns both a memory business and a foundry, so it can offer either route. Micron and SK hynix do not own a foundry, so an external partner is the natural choice. That asymmetry is why Samsung's dual-track plan is the interesting part of the reporting, and also why the word "partnership" in the headline needs care: pairing a customer-chosen TSMC base die with Samsung DRAM is a product configuration, not necessarily a corporate alliance.

Why a common base die would matter if it were true

The posts argue that standardizing the logic layer lets Nvidia shift orders between memory vendors. That is the logic behind the claim, and it is sensible as an inference: if the base die and controller are the same across suppliers, the differences move to the DRAM stack, and qualification of a second source gets easier. Nvidia's own incentives are well documented in our piece on vendor financing and Nvidia's central-bank-like role, where supply security and bargaining power repeat as themes.

But this is the posts' reasoning, not a finding from a filing. If Nvidia wanted vendor flexibility it could pursue it by design specification without naming a foundry, and no document we found says it did.

What it means for supply and prices

Three things to watch, none confirmed yet:

  1. TSMC capacity. If more of the HBM stack needs TSMC logic wafers, memory makers compete with GPUs for the same foundry. Our AI chip supply chain roundup covered the packaging and interposer bottlenecks that already sit in that path.
  2. Pricing. Micron's COO said NVHBM should carry higher prices and margins, per The Elec via TrendForce. Higher HBM prices flow into accelerator costs and, indirectly, into cloud rental. See the longer history in our memory price history post.
  3. Geopolitical exposure. Concentrating logic dies at TSMC raises Taiwan risk for memory too, a theme in our post on Taiwan's president and Micron's Taichung HBM site.

What this means for people who build with AI

Most readers will never buy HBM directly. The practical consequences are indirect:

  • GPU and rental pricing. Memory is a large share of accelerator cost. If custom HBM carries a premium, expect that in next-generation pricing, not this quarter's.
  • Alternatives exist. Some designs avoid HBM entirely. Intel's inference GPU with large LPDDR5X memory, covered in our D270 post, is one example of trading bandwidth for capacity and cost.
  • Software can reduce the load. Techniques such as KV-cache reduction lower HBM needs per token, as in our post on DeepSeek V4.1 Flash and HBM reduction.

How to check this yourself

  • Look for an Nvidia newsroom post, GTC session or investor-call transcript that mentions NVHBM base-die requirements.
  • Look for Samsung earnings-call language about foundry partners for custom HBM; Samsung reports and holds calls on a regular schedule.
  • Look for TSMC statements about HBM base-die capacity, which would show up on its earnings calls.
  • Compare the Korean-language originals (The Elec, ZDNet Korea, EDAILY, Newsis) with English summaries, since nodes and attributions drift in translation.
  • Treat any post saying "first ever" with suspicion: SK hynix has worked with TSMC on HBM base dies for some time, per the reports above, so a Samsung-TSMC tie-up would not be the first TSMC base-die arrangement in the industry, even if it were the first for Samsung.

Bottom line

The verified part is modest but real: multiple outlets report that HBM makers are shifting base-die manufacturing to TSMC for Nvidia's custom NVHBM and HBM4E generation, and Samsung is keeping its own foundry as an alternative. The unverified part is the headline: a 3nm mandate and a signed rival deal. We will update this post when Nvidia, Samsung or TSMC says something on the record.

Related reading

  • TSMC reportedly weighs 3D DRAM at Nvidia request: what is reported

  • Samsung Taylor fab 2 and HBM base dies for AMD (Nov 6): claimed vs verified

  • Samsung hits 80% HBM4 yield, four months early

  • AI chip supply chain this week: TSMC record, Samsung phone cut, GlobalFoundries interposers

  • Micron, Taiwan and the Taichung HBM site

  • Memory prices: DRAM, HBM and NAND history

  • Nvidia as the central bank of AI

  • Intel D270: 480GB LPDDR5X inference GPU with no HBM

  • DeepSeek V4.1 Flash and the KV-cache HBM reduction

Accurate as of October 18, 2026. The reports cited are from press and aggregators, not company filings.

Spotted something out of date? Let us know.
Yash Thakker

Written by

Yash Thakker

Yash is an AI expert with over 300K learners. Join his workshops →

View Yash Thakker in People in AI →

Related posts

Nov 6, 2026

TSMC Weighs 3D DRAM at Nvidia Request: What Is Reported and What Is Not

On November 6, 2026 The Information reported that TSMC has started planning 3D DRAM production at the request of Nvidia, its biggest customer, amid an AI memory shortage. Reuters relayed the report. TSMC and Nvidia have not commented. Here is what is reported, what is missing, and how it fits the HBM base-die story.

Oct 30, 2026

CXMT Q3 2026: Revenue Up 613% to About $16.7B as AI Memory Prices Lift China's DRAM Maker

CXMT, China's largest DRAM maker, reported third-quarter revenue of about $16.7B and a net profit of about $8.17B on rising AI-driven memory prices. This post separates the reported figures from the company's earlier guidance and explains what a slowing growth rate means for AI builders.

Oct 30, 2026

Kioxia Q2: ¥1.995T Operating Profit on AI NAND Demand, but Q3 Guidance Misses; Is 2027 Really "Sold Out"?

Kioxia reported July to September operating profit of about 1.995 trillion yen, a first dividend, and an October to December forecast of about 2 trillion yen, roughly 15 percent below analyst estimates. A claim that its entire 2027 NAND output is sold out is circulating; here is what Kioxia has actually said.