A field-programmable gate array is configured by loading a bitstream that defines its logic and wiring. Teams use FPGAs to test accelerator designs, such as the matrix units used for neural-network inference, before committing to custom silicon. The open-source openTPU project runs small language models on a Xilinx Kintex-7 FPGA card.